ECEC-355

Project 3: Pipelining RISC-V Simulation

Instructor: Anup Das
TA: Shadi Matinizadeh {sm4884@drexel.edu}

1 Introduction

You may work on this project in a team of up to three members.

2 Required Reading

Chapter 4, The Processor, Sections 4.5 – 4.7

3 Task

Your task is to divide the single-cycle core file into five stages, represented by five new structures. Test your simulator using *../cpu_traces/project_four* with the following configurations:

- x1 = 0; x2 = 10; x3 = -15; x4 = 20; x5 = 30; x6 = -35
- 40(x1) = -63, 48(x1) = 63

4 Submission

Your submission file should be in a zip format including the following items. Please use "firstname-lastname-project3.zip" for the name of your submission file and submit it to BBlearn.

1. Summarize your experiment in 3. Compile your report in PDF format.
2. All the source codes.
3. Zip above and submit through Bblearn.